Physical Design

Physical Design engineers convert gate-level netlists into silicon-proven layout designs for ASICs and SoCs. They master standard-cell placement, clock tree synthesis (CTS), routing, and signoff Static Timing Analysis (STA).