Skip to main content
Back to Semiconductor News
Semiconductor Engineering5 October 2026

Row-Parallel DRAM Computing Cuts Data-Reorganization Overhead (Syracuse, FAU, TU Dresden)

Original Publication

Semiconductor Engineering

Visit Official Article Source

Executive Briefing & Key Highlights

Researchers at Syracuse University, Friedrich-Alexander-Universität Erlangen-Nürnberg, and TU Dresden published a technical paper titled “RAPID: Row-Parallel Arithmetic Processing in DRAM.” Abstract Excerpt: “Processing-using-memory (PUM) architectures perform computation directly within DRAM to reduce costly data movement between memory and processors. Because charge-sharing operations are confin

Topics:semiconductorchip designEDAprocessormemory